Ecosyste.ms: OpenCollective

An open API service for software projects hosted on Open Collective.

github.com/llvm/circt

Circuit IR Compilers and Tools
https://github.com/llvm/circt

[MooreToCore] Support StructExtractRefOp

maerhart opened this pull request 2 months ago
LLVM bump to include upstream verifier performance fix.

dtzSiFive opened this pull request 2 months ago
[Verif] Generalize Formal Contracts

dobios opened this pull request 2 months ago
[Moore] Power operator folders and canonicalizers

maerhart opened this pull request 2 months ago
[FIRRTL][LowerLayers] ref.send capture of non-passive doesn't work

dtzSiFive opened this issue 2 months ago
[ESI][Runtime] Parse and expose manifest constants

teqdruid opened this pull request 2 months ago
[CreateSifiveMetadata] Update memory hierarchy paths to be pre-extrction

prithayan opened this pull request 2 months ago
[OM] Add ListType C API and Python bindings.

mikeurbach opened this pull request 2 months ago
[ESI][Manifest] Embed constants in manifest

teqdruid opened this pull request 2 months ago
[OM] Add AnyType C API and Python bindings.

mikeurbach opened this pull request 2 months ago
[OM] Add list concatenation operation.

mikeurbach opened this pull request 2 months ago
[FIRRTL] Add list concatenation operation.

mikeurbach opened this pull request 2 months ago
[FIRRTL] Tighten Layerblock Checking of Writes Outside the Layerblock

seldridge opened this issue 2 months ago
[ExportVerilog] Pass should fail if any failure occurs while running

teqdruid opened this issue 2 months ago
[Moore] Mem2Reg Error

maerhart opened this issue 2 months ago
[Moore] Redesign `wait_event` operation

maerhart opened this issue 2 months ago
[MooreToCore] Fix variable op lowering of aggregate types

maerhart opened this pull request 2 months ago
[Arc] Add InitialOp and lowering support for FirReg preset values.

fzi-hielscher opened this pull request 2 months ago
[Verif][Sim][Feature] Inline Simulation Tests

dobios opened this issue 2 months ago
[Moore] Add constant materialization, fold constant conversions

fabianschuiki opened this pull request 2 months ago
[Moore] Add more AssignedVariableOp canonicalizations

fabianschuiki opened this pull request 2 months ago
[FIRRTL][InferResets] Generalize FART to support sync reset

jackkoenig opened this pull request 2 months ago
[MooreToCore] Struct extract lowering support

maerhart opened this pull request 2 months ago
[Seq] Add a new pass to sink clock_gate ops to the users

prithayan opened this pull request 2 months ago
[MooreToCore] Fix conversion and dyn_extract operation lowering

maerhart opened this pull request 2 months ago
circt-verilog: failed to legalize operation 'moore.variable'

imphil opened this issue 2 months ago
Crash in circt-verilog: Assertion `succeeded(result) && "expected ConstantLike op to be foldable"' failed.

imphil opened this issue 2 months ago
[FIRRTL][LowerLayers] Plumb support for errors.

dtzSiFive opened this pull request 2 months ago
[FIRRTL][Dedup] Reduce size of integer data hashed.

dtzSiFive opened this pull request 2 months ago
[FIRRTL][LowerSignatures] Const is dropped, breaking IR

dtzSiFive opened this issue 2 months ago
[FIRRTL][Layers] ref.send is rejected but is always passive capture

dtzSiFive opened this issue 2 months ago
[Scheduling] add a header to simplex scheduler

leothaud opened this pull request 2 months ago
[ExportVerilog] [SV] Open array raw data is not accessible from verilator

uenoku opened this issue 2 months ago
[FIRRTL] Don't capture non-passives in LowerLayers

seldridge opened this pull request 2 months ago
[Moore] Support four-valued integers in ConstantOp

fabianschuiki opened this pull request 2 months ago
[FIRRTL] Fix sub-* op in layer block verifier

seldridge opened this pull request 2 months ago
[Moore] Add FVIntegerAttr

fabianschuiki opened this pull request 2 months ago
[ESI][Runtime] Poll method and optional service thread polling

teqdruid opened this pull request 2 months ago
[SimToSV] Add include guards to DPI import

uenoku opened this pull request 2 months ago
[SimToSV] Add includes guard to SV import

uenoku opened this issue 2 months ago
[ESI][Runtime] Teardown: memory ownership

teqdruid opened this issue 2 months ago
[calyx] fix calyx canonicalization.

linuxlonelyeagle opened this pull request 2 months ago
[ESI] Add option to build runtime as a static library

mortbopet opened this pull request 2 months ago
[ExportVerilog] Add a lowering option to fix up empty modules

uenoku opened this pull request 2 months ago
[arcilator] Add an option to load shared lib into JIT engine

uenoku opened this pull request 2 months ago
[Sim] Replace sim.func.dpi.call with sim.func.call and improve a verifier, NFC

uenoku opened this pull request 2 months ago
[FIRRTL] Layer Sink can sink subfield which is "non passive"

seldridge opened this issue 2 months ago
[circt-lec] Accept two MLIR inputs

uenoku opened this pull request 2 months ago
[FIRRTL] Tweak printing of layers to avoid extra space.

dtzSiFive opened this pull request 2 months ago
[FIRRTL] layer-enable attribute verifier allows module as layer symbol

dtzSiFive opened this issue 2 months ago
[FIRRTL] extmodule's supporting enablelayer?

dtzSiFive opened this issue 2 months ago
[ESI] Add readable `__version__` attribute to esiaccel package

mortbopet opened this issue 2 months ago
[arcilator] Add JIT runtime environment library and stdio hooks

fzi-hielscher opened this pull request 2 months ago
[Docs][FIRRTL] Build and include docs for intrinsic ops

SpriteOvO opened this pull request 2 months ago
[Docs][FIRRTL] Missing intrinsic ops docs

SpriteOvO opened this issue 2 months ago
Replaced 'replicate' to correctly named 'replace' flags

jpien13 opened this pull request 2 months ago
[FIRRTL][LayerSink] Analyze instances and conservatively don't sink them if not safe

dtzSiFive opened this issue 2 months ago
bump llvm to tip of main

mwachs5 opened this pull request 2 months ago
[FIRRTL] Verify main module is a module, and is public.

dtzSiFive opened this pull request 2 months ago
[Python][OM] Handle BoolAttr's before IntegerAttr's.

dtzSiFive opened this pull request 2 months ago
[CMake] Fix install failure with CMAKE_SLANG_FRONTEND_ENABLED enabled

cepheus69 opened this pull request 2 months ago
[FIRRTL] Cache symbol table in LowerLayers

seldridge opened this pull request 2 months ago
[FIRRTL] CheckCombLoops: does not find all comb loops

youngar opened this issue 2 months ago
[FIRRTL] crash in LowerLayers

youngar opened this issue 2 months ago
[FIRRTL] Add CheckRecursiveInstantiation diagnostic pass

youngar opened this pull request 2 months ago
[ImportVerilog] Switch from SCF to CF dialect for control flow

fabianschuiki opened this pull request 3 months ago
[ImportVerilog] Create variables for function arguments

fabianschuiki opened this issue 3 months ago
[OM] Add IntegerAttr -> Python int conversion

seldridge opened this pull request 3 months ago
[ImportVerilog] Add rvalue assignment pattern support

fabianschuiki opened this pull request 3 months ago
[Ibis] Don't include design name in namespace in IbisContainersToHW

mortbopet opened this pull request 3 months ago
[Support] Allow erasing names in Namespace

mortbopet opened this pull request 3 months ago
firtool misses `regreset` when generating .mlir from .fir with --preserve-aggregate=vec and array registers

Anillc opened this issue 3 months ago
[Support] Add FVInt, a four-valued arbitrary precision integer

fabianschuiki opened this pull request 3 months ago
[firtool] use FIRRTL layer syntax for specialization CL options

youngar opened this issue 3 months ago
[ExportVerilog][Verif] 'verif.assert' op emission to Verilog not supported

teqdruid opened this issue 3 months ago
[HWArith] Make `hwarith.icmp` result an `i1`

teqdruid opened this pull request 3 months ago
[SCFToCalyx] Lower SCF Parallel Op To Calyx

jiahanxie353 opened this pull request 3 months ago
[hwarith] Shouldn't ICmpOp result be `i1`?

teqdruid opened this issue 3 months ago
[ImportVerilog] Support for String Types, String Literals

wenhu1024 opened this pull request 3 months ago
[FIRRTL] Convert FModule passes to FModuleLike interface passes

dobios opened this pull request 3 months ago
[FIRRTL] Inliner: Support for ops with regions.

dtzSiFive opened this pull request 3 months ago
[Arc] Make the canonicalizer shuffle the input vector elements before merging

elhewaty opened this pull request 3 months ago
[FIRRTL] Inliner: names beginning with `_` should keep the leading underscore leading when mangled

youngar opened this issue 3 months ago
[Arc][Sim] Lower Sim DPI func to func.func and support dpi call in Arc

uenoku opened this pull request 3 months ago
Can offload loops with simple memory access to FPGA/GPU? If request for offload (such as `#pragma`), give compiler errors (such as `static_assert` does) if the loops use memory access patterns which can not map to GPUs?

SwuduSusuwu opened this issue 3 months ago
[FIRRTL] in `replSeqMem` stands for "replace sequential memories" not "replicate sequential memories"

youngar opened this issue 3 months ago
(WIP) [OM] Rework ClassOp to use fields terminator

leonardt opened this pull request 3 months ago
[ImportVerilog] Add HierarchicalNames.cpp to support hierarchical names.

hailongSun2000 opened this pull request 3 months ago
[LLHD] Add TemporalCodeMotionPass

maerhart opened this pull request 3 months ago
[firtool] fix: check uninferred resets after removing unused modules

unlsycn opened this pull request 3 months ago
[Seq] Fix ClockConstAttr definition to pass roundstrip test

uenoku opened this pull request 3 months ago
[HW] Roundtrip test fail for !hw.union

uenoku opened this issue 3 months ago
[CI][lit] Enable roundtrip tests in CI

uenoku opened this pull request 3 months ago
[Seq] Round tripping seq.clock fails

uenoku opened this issue 3 months ago
[StringDebugInfoPred] Workaround FusedLoc bytecode issue

uenoku opened this pull request 3 months ago
[FIRRTL] Add Inline Formal Test ops

dobios opened this pull request 3 months ago
[FIRRTL] Canonicalize multibit_mux with narrow index

uenoku opened this pull request 3 months ago
[FIRRTL] Verify RWProbeOp target has layer requirements.

dtzSiFive opened this pull request 3 months ago
[FIRRTL] Support layer-colored probes in force, force_initial.

dtzSiFive opened this pull request 3 months ago
[FIRRTL] Fix use of layer-enabled rwprobe's with force, force_initial

dtzSiFive opened this issue 3 months ago